<body onLoad="window.defaultStatus='Welcome!. You are in my weblog.';return true"><script type="text/javascript"> function setAttributeOnload(object, attribute, val) { if(window.addEventListener) { window.addEventListener('load', function(){ object[attribute] = val; }, false); } else { window.attachEvent('onload', function(){ object[attribute] = val; }); } } </script> <div id="navbar-iframe-container"></div> <script type="text/javascript" src="https://apis.google.com/js/platform.js"></script> <script type="text/javascript"> gapi.load("gapi.iframes:gapi.iframes.style.bubble", function() { if (gapi.iframes && gapi.iframes.getContext) { gapi.iframes.getContext().openChild({ url: 'https://www.blogger.com/navbar/9550158?origin\x3dhttps://www.txemaromero.com', where: document.getElementById("navbar-iframe-container"), id: "navbar-iframe" }); } }); </script>

Monday, November 05, 2012

MicroBlaze

A series of training material dedicated to introducing engineers to creating their first embedded designs. The labs cover all the required steps for creating a complete MicroBlaze design in the Xilinx Spartan-6 FPGA LX9 MicroBoard.

MicroBlaze is a soft-core microprocessor designed to be implemented as a part of a system on chip (SoC) mapped on Xilinx FPGAs.

[Download Lab 1 pdf] It demonstrates how to create an embedded hardware platform for MicroBlaze using the Xilinx Platform Studio (XPS) Base System Builder (BSB).

[Download Lab 2 pdf] It demonstrates how to add and modify peripherals to an existing MicroBlaze system. The system from Lab 1 will be used as the starting point.

[Download Lab 3 pdf] It demonstrates how to create and add custom IP to an existing MicroBlaze system using the XPS Create/Import Peripheral Wizard. The system from the previous tutorial will be used as the starting point.

[Download Lab 4 pdf] It demonstrates how to simulate the embedded system using ISim.

[Download Lab 5 pdf] It demonstrates how to debug and investigate AXI transactions in the embedded system using ChipScope Pro.

[Download Lab 6 pdf] Also, you will need the file bootloader.c. This lab will demonstrate how to do the following:
  • Update the SPI Flash Clock Rate.
  • Move application to run out of LPDDR and create an SREC Flash Image.
  • Create an SPI Flash boot loader.
  • Program the SPI Flash with bootloader and software application using iMPACT.